(This position includes requirements from multiple departments, and the specific requirements will vary depending on the department.)
Responsibilities
1. Design, develop, and verify RTL/digital circuits, including synthesis and simulation.
2. Engage in FPGA synthesis, verification, and emulator platform integration.
3. Develop and integrate SoC architecture and high-speed Serdes IO.
4. Perform system integration, ASIC/FPGA verification, and support mass production IC maintenance.
5. Enhance design robustness and verification environment, and support compliance testing for high-speed interfaces.
1. Proficient in ASIC design flow, including UPF, synthesis, STA, and DFT methodologies.
2. Experienced in ASIC/FPGA integration, ARM CPU architecture, and high-speed I/O protocols (PCIe, USB, DDR).
3. Skilled in Verilog/SystemVerilog RTL coding and familiar with scripting languages (TCL, Perl, shell scripts).
4. Knowledgeable in EDA tools (Design Compiler, PrimeTime, Conformal LEC) and advanced process nodes (28nm, 12nm).
5. Familiar with low-power design, SOC DFT implementation, and compliance testing for USB3.2, SATA, PCIe.
Expatriate
不需出差
Working Hours
日班
Remote Work
現場
Job Location
新北/新竹
Holiday
符合勞基法
Onboard Day
依面談為主
Number of Vacancies
1人
Stock and Bonus
無
Experience Required
3-5年
Education Required
大學或同等學歷以上
Language Required
Additional Salary Information
固定或變動薪資因個人資歷或績效而異
接受部門內部培訓,了解公司產品優劣勢,並遵守部門行為準則; 線下客戶拜訪,接待,應酬;客戶關係與公司公共關係日常維護; 利用自有資源積極拓展客戶; 公司品牌和公司產品的公共傳播。...
1. 提供法律建議,確保公司的業務活動合法合規。 2. 負責起草、審核和管理公司與客戶、供應商、合作夥伴等相關的法律文件和合約。 3. 深入了解法規,進行法律研究,及時更新公司相關部門的法律知識。 4. 參與公司政策的製定,確保其與相關法律的合規性和可行性。 5. 管理公司與第三方之間的法律爭端,與外部律師團隊合作,準備法律文件並代表公司出庭。 6. 為公司員工提供法律培訓,確保員工了解公司合規政策。 7. 定期進行合規審計,確保公司業務活動符合相關法規。 8. 識別和評估法律風險,並提供降低風險的建議。...